Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Product List
ML610Q100-Slide10

All of the devices have voltage regulators on them so a wide power supply range is tolerable. The POR is a module that holds the processor in reset until the VDD rail is verified to be at or above a specific voltage for a specified period of time. This allows the device to come alive after the input voltage is at a desirable and stable level. There is also a Reset pin which can be used to put, or hold, the processor in the Reset state. The VLS monitors the VDD rail of the device and generates a user selectable reset or interrupt signal to the processor. The threshold and output type and function is configurable by having the processor write the appropriate values to the appropriate control register. The BLD provides an output as a bit in a processor readable register that indicates if the VDD rail is above or below one of four selectable levels. The level is selected by the processor writing the appropriate value to the appropriate control register. ADCs convert analog inputs to digital values that the processor can read and react to. Comparators are functions that compare an analog input signal to a specific voltage and indicate if the input is above or below that value. The processor can set the specific voltage by writing to the appropriate control register.

PTM Published on: 2014-06-09