設定
快速送達
免運費
國貿條規
付款類型
商城產品
Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Product List
When a period of 70 µs is allowed for every sample, until the DAC is fully settled, the clean sine wave on P10 ADC can be seen. This is to be expected when running the same sample-rate on the ADC as for the DAC.
PTM Published on: 2014-10-23
中國香港