Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Product List
MAX V Overview Slide 20

In summary, Intel® introduces the MAX® V CPLD family. Key customer benefits include lower costs compared to prior MAX® families and lower power vs. competing solutions. The total power is as much as 50% lower when compared to competitor’s CPLDs. Devices in the MAX® V family have 8,192 flash memory bits. Examples of applications for the user flash memory include: storing manufacturing data; storing system parameters; or saving user parameters. Each MAX® V device has a 4 MHz oscillator which is useful for applications requiring an internal clock. Also, these devices support four global clocks that may also be used as low skew global control signals for popular functions including clock, output enable, clear, preset and clock enable. To help the user get started on designs utilizing the MAX® V family, there is a development kit available, the DK-DEV-5M570ZN. Common MAX® V CPLD applications include interface bridging, system configuration, I/O expansion and power-up sequencing.

PTM Published on: 2011-09-01