Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Slide 42 Slide 43 Product List
multi layer ahb
The LPC32x0 has a multi-layer AHB matrix for inter-block communication. AHB is an ARM defined high-speed bus, which is part of the ARM bus architecture. For systems that have only one (CPU), or two (for instance a CPU and a DMA), a simple AHB works well. However, if a system requires multiple bus masters and the CPU needs access to external memory, a single AHB bus can cause a bottleneck. There are seven masters in this device, each with a dedicated bus – a CPU instruction bus, a CPU data bus, two DMA bus masters each with eight channels, an Ethernet controller, a USB controller, and an LCD controller. They interconnect with the various slaves over the AHB matrix. There will not be any arbitration delays unless two masters attempt to access the same slave at the same time.
PTM Published on: 2011-11-02