Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Slide 42 Slide 43 Product List
3 pll
There are also three phase lock loops (PLLs) in this system: the USB PLL, the 397x PLL, and the HCLK PLL. The USB PLL generates the 48MHz clock that is needed by the USB interface while the 397x PLL multiplies the 32.768 KHz RTC clock to up to a 13 MHz clock which can be chosen as SYSCLOCK or the input for the HCLK PLL. The HCLK PLL can boost the frequency of its input all the way up to 266MHz.
PTM Published on: 2011-11-02