Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Slide 42 Slide 43 Product List
ahb bus master
The LCD controller provides all of the necessary control signals to interface directly to a variety of color and monochrome LCD panels. As previously seen in the multi-layer bus matrix discussion, this controller has an AHB bus master interface. The AHB master interface transfers display data from a selected slave (memory) to the LCD controller DMA FIFOs. It can also be configured to obtain data from on-chip SRAM, various types of off-chip static memory, or off-chip SDRAM. The LCD controller has dual, 16-deep programmable, 64-bit wide FIFOs for buffering incoming display data. There is also hardware cursor support, which reduces software overhead associated with maintaining a cursor image in the LCD frame buffer. Additionally, the controller has a 256 entry, 16-bit palette RAM arranged as 128x32-bit RAM and supports little and big-endian along with Windows CE data formats.
PTM Published on: 2011-11-02