For a more complex, more linear compensation scheme, the above circuit uses a PNP VBE multiplier (transistor Q2) and an emitter follower (transistor Q1) to provide a more linear compensation of the APD reverse bias voltage. Here the desired temperature coefficient is set again to +100ppm per degrees C. Note the relatively linear change in the voltage at the APD pin with temperature in the graph on the right.