Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Product List
Clock-Slide4

For applications with very tight timing budgets, Renesas offers zero delay buffers such as the ICS570A/B. The zero delay buffer uses an integrated PLL with feedback to synchronize the output clock to the input clock with no delay. The input phase detector checks the rising edges of the feedback clock with the reference clock and adjusts the control voltage to the VCO. A phase lag or phase lead can be added to the output clocks, not tied to the feedback pin, but the output clock in the feedback path will always be synchronized to the input clock at VDD/2.

PTM Published on: 2011-09-02