Digi-key logo
scheme-it logo
Home
Design
BOM
注销 我的帐户
新增功能 DigiKey 技术论坛 键盘快捷键 联系我们页面 帮助页面 反馈
Scheme-it 设置
自动保存
Scheme-it
8T49N281 Universal Frequency Translator
8T49N281 Universal Frequency Translator

8T49N281 Universal Frequency Translator

The 8T49N281 accepts up to two differential or single-ended input clocks and a crystal input. The PLL can lock to either input clock, but both input clocks must be related in frequency. The device supports hitless reference switching between input clocks. The device monitors both input clocks for Loss of Signal (LOS). It generates an alarm when an input clock failure is detected. The automatic and manual hitless reference switching options are supported. The LOS behavior can be set to support gapped or un-gapped clocks. In the circuit, the clock layout topology is a typical termination for LVPECL outputs. The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. The matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver and a 100Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source.

The frequency translation has various applications which can be used in data communications, wireless base station baseband, OTN de-mapping (Gapped Clock and DCO mode) and OTN or SONET / SDH equipment Line cards (up to OC-192, and supporting FEC ratios). In addition, the device may also behave as a frequency synthesizer.

全文阅读
打开设计

合并产品

图像
制造商零件编号
描述
数量
查看详细信息
1
8T49N281B-998NLGI
Rectangle
1
查看详细信息
2
BLM18BB221SN1D
FERRITE CHIP 220 OHM 450MA 0603
2
查看详细信息
3
T491A104M035AT
CAP TANT 0.1UF 35V 20% 1206
21
查看详细信息
4
GRM188R71C104KA01D
CAP CER 0.1UF 16V 10% X7R 0603
2
查看详细信息
5
R2B131350R0J5L0
RES SMD 50 OHM 5% 1W 1313
5
查看详细信息
6
FVTS10R1E125R0JE
RES CHAS MNT 125 OHM 5% 12W
2
查看详细信息
7
USR2G-100RX2
RES 100 OHM 0.6W 0.01% RADIAL
1
查看详细信息
8
T491A106K010AT
CAP TANT 10UF 10V 10% 1206
8
查看详细信息
8T49N281B-998NLGI
Rectangle
Quantity: 1
View Details
BLM18BB221SN1D
FERRITE CHIP 220 OHM 450MA 0603
Quantity: 2
View Details
T491A104M035AT
CAP TANT 0.1UF 35V 20% 1206
Quantity: 21
View Details
GRM188R71C104KA01D
CAP CER 0.1UF 16V 10% X7R 0603
Quantity: 2
View Details
R2B131350R0J5L0
RES SMD 50 OHM 5% 1W 1313
Quantity: 5
View Details
FVTS10R1E125R0JE
RES CHAS MNT 125 OHM 5% 12W
Quantity: 2
View Details
USR2G-100RX2
RES 100 OHM 0.6W 0.01% RADIAL
Quantity: 1
View Details
T491A106K010AT
CAP TANT 10UF 10V 10% 1206
Quantity: 8
View Details

关于此原理图

创建人
User 1180700
最近更新
2020-07-21 09:22
新增功能
您将要删除项目

请在下方框中输入 'DELETE'(无引号),以确认进行删除操作。

  • 引言
  • 教程视频
  • 主页
  • 修订版
  • 符号编辑器
  • KiCad 导出(测试版)
  • 收藏符号
  • 线网
  • 保存/打开/删除项目
  • 自动保存和历史记录
  • 放置符号
  • 线路符号
  • 添加/编辑文字
  • 数学框
  • 共享和导出
  • BOM 管理器
  • Digi-Key 目录
  • 常见问题解答
Title